



# QCRYPT

1 Mbps coherent one-way QKD with dense wavelength division multiplexing and hardware key distillation

Nino Walenta



University of Geneva, GAP-Optique

Singapore, 11.09.2012



UNIVERSITÉ  
DE GENÈVE





*Nino Walenta, Charles Lim Ci Wen, Tomasso Lunghi, Raphael Houlmann,  
Olivier Guinnard, Christopher Portmann, Hugo Zbinden, Rob Thew, Nicolas Gisin*


*Etienne Messerli, Pascal Junod, Gregory Trolliet, Fabien Vannel, Olivier Auberson, Yann Thoma*

*Norbert Felber, Christoph Keller, Christoph Roth, Andy Burg*

*Patrick Trinkler, Laurent Monat, Samuel Robyr, Lucas Beguin, Matthieu Legré, Grégoire Ribordy*

## FPGA design and 100 Gbps Interface

- User side: 10 x 10 Gbit/s Ethernet channels through 10 SPF+ optical modules
- Client side: 1 x 100 Gbit/s channel over a single fibre using 10 x 10 Gbit/s WDM optical modules
- Tamper proof
- Certification



UNIVERSITÉ  
DE GENÈVE

**EPFL**  
ÉCOLE POLYTECHNIQUE  
FÉDÉRALE DE LAUSANNE


**ETH**  
Zürich

**Hes-SO**  
Haute Ecole Spécialisée  
de Suisse occidentale

**IDQ**  
FROM VISION TO TECHNOLOGY

## FPGA design and 100 Gbps Interface

- User side: 10 x 10 Gbit/s Ethernet channels through 10 SPF+ optical modules
- Client side: 1 x 100 Gbit/s channel over a single fibre using 10 x 10 Gbit/s WDM optical modules
- Tamper proof
- Certification





# QCRYPT


Fast coherent-one way quantum key distribution  
and high-speed encryption

1. The COW QKD platform
2. The hardware key distillation engine
3. Telecom single photon detectors
4. Finite key results
5. Outlook and conclusions



UNIVERSITÉ  
DE GENÈVE






### 1 Mbps QKD platform

- 625 Mbps clocked QKD
- 1.25 GHz Rapid gated single photon detectors
- Hardware key distillation
- 1 Mbps One-Time-Pad encryption
- 1-fibre DWDM configuration
- Continuous operation

### 100 Gbps Encryptors

- 10 Ethernet channels at 10 Gbps
- 100 Gbps AES encryption engine
- 100 Gbps data channel over a single fiber
- Tamper proof
- Certification



### Characteristics


- No active elements at Bob
- Robust bit measurement basis
- Robust against PNS attacks
- Security proof for zero error attacks and some collective attacks



**Poster 24:** C. W. Lim. *Finite-key security analysis of a simple and efficient one-way quantum cryptography system.*



**Poster 51:** T. Moroder et al. *Security of distributed-phase-reference quantum key distribution.* arXiv:1207.5544v1 [quant-ph].



### Characteristics


- No active elements at Bob
- Robust bit measurement basis
- Robust against PNS attacks
- Security proof for zero error attacks and some collective attacks



**Poster 24:** C. W. Lim. *Finite-key security analysis of a simple and efficient one-way quantum cryptography system.*



**Poster 51:** T. Moroder et al. *Security of distributed-phase-reference quantum key distribution.* arXiv:1207.5544v1 [quant-ph].



## Characteristics


- No active elements at Bob
- Robust bit measurement basis
- Robust against PNS attacks
- Security proof for zero error attacks and some collective attacks



**Poster 24:** C. W. Lim. *Finite-key security analysis of a simple and efficient one-way quantum cryptography system.*



**Poster 51:** T. Moroder et al. *Security of distributed-phase-reference quantum key distribution.* arXiv:1207.5544v1 [quant-ph].



### Characteristics



- No active elements at Bob
- Robust bit measurement basis
- Robust against PNS attacks
- Security proof for zero error attacks and some collective attacks




**Poster 24:** C. W. Lim. *Finite-key security analysis of a simple and efficient one-way quantum cryptography system.*




**Poster 51:** T. Moroder et al. *Security of distributed-phase-reference quantum key distribution.* arXiv:1207.5544v1 [quant-ph].







### Challenges

- Efficient sharing of available hardware resources
- Minimizing amount of classical communication to safe authentication keys



### Low-density parity-check codes implementation

- Error correction using LDPC decoder
- Standard IEEE 802.11n LDPC code, often used in communication applications (wireless)
- Syndrome encoding, calculated by receiver
- Flexible code rates:  $\frac{1}{2}, \frac{2}{3}, \frac{3}{4}, \frac{5}{6}$
- Throughput decrease of 0.5 % at 6 % QBER




- Privacy amplification using Toeplitz matrices
  - Random matrix ( $10^6 + 10^5$  random bits) with diagonal structure
  - Flexible compression ratio in 0.05% steps
  - Slice-based processing of multiplication inside the FPGA: 512 parallel accumulator units (rows)

$$A = \begin{bmatrix} a_0 & a_{-1} & a_{-2} & \dots & \dots & a_{-n+1} \\ a_1 & a_0 & a_{-1} & \ddots & & \vdots \\ a_2 & a_1 & \ddots & \ddots & \ddots & \vdots \\ \vdots & \ddots & \ddots & \ddots & a_{-1} & a_{-2} \\ \vdots & & \ddots & a_1 & a_0 & a_{-1} \\ a_{n-1} & \dots & \dots & a_2 & a_1 & a_0 \end{bmatrix}$$




$$\mathcal{H}^\diamond = \{h_T(x) = Tx : x \in \text{GF}(2)^m\}$$

- Storing of data to process inside the FPGA not feasible → computation done in slices (length 512 rows)
- Tradeoff between number of required processing cycles, used on-chip (FPGA) memory and memory bandwidth
- Result: high memory bandwidth requirements
- More hardware resources (FPGA LUTs / slices) → more parallelism easily makes PA scalable





- RAM interface (DDR) with high bandwidth requirements for privacy amplification
- Maximal throughput limit of hardware architecture:
  - 4.11 Mbit/s output key rate at 10 % compression ratio and 40.8 Mbit/s input sifting rate

**Number of Flip Flops****Memory**

## Polynomial hashing

- Construct almost universal family of hash functions and apply strongly universal hash function at the end
- Per  $10^6$  bit of classical communication 383 secret bits are required to generate a tag of length 115 bit

Blocks $m$	Message length $\ell$ [bits]	Consumed secret bits	Rate (raw)	$GF(2^n)$ Multiplications	Tag length $\nu$ [bit]	Deception prob. $\beta$
7	$2^{10} = 1\,024$	383	37.40%	9	124.8	$2^{-124.8}$
31	$2^{12} = 4\,096$	383	9.35%	33	123.0	$2^{-123.0}$
127	$2^{14} = 16\,384$	383	2.34%	129	121.0	$2^{-121.0}$
511	$2^{16} = 65\,536$	383	0.58%	513	119.0	$2^{-119.0}$
2 047	$2^{18} = 262\,144$	383	0.15%	2 049	117.0	$2^{-117.0}$
8 191	$2^{20} = 1\,048\,576$	383	0.04%	8 193	115.0	$2^{-115.0}$
32 767	$2^{22} = 4\,194\,304$	383	0.01%	32 769	113.0	$2^{-113.0}$

## One-time pad encryption of authentication tag

- Encrypt authentication tag per one-time pad
- Requires only 115 secret bits per  $10^6$  bit of classical communication
- Proven  $\varepsilon$ -universal composable in key recycling scenario:  $r$  QKD rounds involving  $r_{MAC}$  authentication rounds each, yields secret keys with

$$\varepsilon = r \cdot (\varepsilon_{QKD} + r_{MAC} \cdot \varepsilon_{MAC})$$




D.R. Stinson. Universal hashing and authentication codes. *Designs, Codes and Cryptography*, 4 (1994).



C. Portmann. Key recycling in authentication. arXiv:1202.1229v2 [cs.IT] (2012).

Multiplexing classical channels ( $> -28$  dBm) along with quantum channel ( $< -71$  dBm) on 100 GHz DWDM grid



## Impairment due to Channel crosstalk

- „Off-band noise“ due to finite channel isolation of the multiplexers
- Reduced below detector dark counts by MUX channel isolation (-82 dB)

## Impairment due to Raman scatter

- Scattering off optical phonons, in forward and backward direction
- Dominating for fibre lengths  $> 10$  km


## Pros

- 1 interconnecting fiber only
- Higher synchronization stability due to lower temperature fluctuation sensitivity

## Cons


- 2.5 dB losses in DWDM and filter
- Raman scattering impairment

### Robust low-pass filtering scheme




- 1.25 GHz gate frequency
- High detection rates > 33 MHz
- Low afterpulse probability < 1%
- Low dead time of 8 ns
- Low timing jitter of ~70 ps (fwhm)
- Room temperature operation
- Compact design, Peltier cooling


### High gate frequency and short gate width



### High efficiency and low dark counts




### High timing resolution





- 1.25 GHz gate frequency
- High detection rates > 33 MHz
- Low afterpulse probability < 1%
- Low dead time of 8 ns
- Low timing jitter of ~70 ps (fwhm)
- Room temperature operation
- Compact design, Peltier cooling

### Room temperature operation





### Compact design






Diode with monolithically integrated resistor




- Effective quench due to monolithically integrated resistor
- Passive-quench active-reset circuit with variable hold-off time
- Performances in free-running mode comparable with gated single-photon diode



Low noise impairment




Low timing jitter



Efficiency at 1550 nm	Deadtime	Dark count rate
10 %	10 μs	222 Hz
15 %	10 μs	580 Hz
20 %	10 μs	1454 Hz

Efficiency at 1550 nm	Deadtime	Timing resolution (fwhm)
10 %	20 μs	450 ps
15 %	20 μs	280 ps
20 %	20 μs	200 ps






$$r_{\text{sec}} = \left(1 - e^{-\mu \cdot t_f \cdot t_B \cdot \eta_{\text{det}}} \right) \left(1 - p_{\text{decoy}} \right) \left(1 - \eta_{\text{PE}} \right) \left(1 - \chi(A : E) \right)$$


$$\begin{aligned} \chi(A : E) &= Q^* + h[Q^*] + (1 - Q^*) h\left[\frac{1 + \Delta(V^*)}{2}\right] + f_{\text{smooth}} + f_{\text{EC}} + f_{\text{PA}} + f_{\text{MAC}} \\ Q^* &= Q + \delta Q, \quad V^* = V - \delta V \end{aligned}$$




$$\varepsilon_{\text{QKD}} = \varepsilon_{\text{PE}} + \varepsilon_{\text{EC}} + \varepsilon_{\text{smooth}} + \varepsilon_{\text{PA}} + \varepsilon_{\text{MAC}}$$

- 80 % secret key reduction due to finite effects for  $10^6$  bit post-processing block size
- coherent state amplitude  $\mu$  independent of fiber transmission
- photon number  $\mu$  and other parameters depend on QBER and visibility





- Sine gating data detector and free-running monitor detector
- Complete DWDM and filtering setup
- Hardware distillation engine:
  - $10^6$  bit post-processing block size
  - $\varepsilon_{\text{QKD}} = 4 \cdot 10^{-9}$





- > 1 Mbps secret key rate
- New FPGA Virtex 6
- Activating authentication and key manager
- Integration in final housing
- Real network compatibility and integration
- Resistance against detector blinding attack



UNIVERSITÉ  
DE GENÈVE

**EPFL**  
ÉCOLE POLYTECHNIQUE  
FÉDÉRALE DE LAUSANNE

**ETH** Zürich

**Hes-SO**  
Haute Ecole Spécialisée  
de Suisse occidentale

**IDQ**  
FROM VISION TO TECHNOLOGY